Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Max II CPLD configuration question

Altera_Forum
Honored Contributor II
‎01-10-2009 06:47 PM
1,148 Views

I'm new to CPLD and now I am reading Max II CPLD document. Here is my question: 

 

After CPLD is programed, the CPLD is powered down and then powered up. How is the configuration updated from flash? Does it need a clock running to do the configuration or the configuration is totally static without any clock needed. 

 

Thanks in advance.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-11-2009 08:44 AM
479 Views

CPLD configuration circuitry is non-volatile(based on EPROM or EEPROM or fuse or antifuse), program is not lost on power down. Once configured thats it. You don't need flash or any external memory for that. 

 

Most FPGA configuration circuitry based on SRAM and are volatile
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.