- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm new to CPLD and now I am reading Max II CPLD document. Here is my question:
After CPLD is programed, the CPLD is powered down and then powered up. How is the configuration updated from flash? Does it need a clock running to do the configuration or the configuration is totally static without any clock needed. Thanks in advance.Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
CPLD configuration circuitry is non-volatile(based on EPROM or EEPROM or fuse or antifuse), program is not lost on power down. Once configured thats it. You don't need flash or any external memory for that.
Most FPGA configuration circuitry based on SRAM and are volatile
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page