Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Maximum input power of HSMC ADC

Altera_Forum
Honored Contributor II
‎08-31-2010 09:50 AM
1,416 Views

I'm using a HSMC with a Stratix III-DSP-Dev-Kit. In the data sheet, it says that the DAC / ADC output/input ports have an I/O standard of 2.5V - is it from -2.5V to 2.5V or from -1.25V to 1.25V?

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎08-31-2010 11:41 AM
706 Views

The specification is describing the digital interface, not the analog input, I think. The input range should be 2 Vpp into 50 ohm load.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-28-2010 12:41 PM
706 Views

Is the output power of the DAC similar, meaning 2Vpp on a 50 Ohm load?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.