Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
告知
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 ディスカッション

Migrating Xilinx Project to Arria 10

Altera_Forum
名誉コントリビューター II
1,690件の閲覧回数

I am currently moving a large virtex 6 based project over to an Arria 10 board, which includes Xilinx specific IO module instances such as IBUFG, OBUFDS, IOBUF, and ODDR, and am new to Quartus environment. Is there an Altera / Quartus Equivalent of these IO cells and how do I instantiate them ??

0 件の賞賛
1 返信
Altera_Forum
名誉コントリビューター II
762件の閲覧回数

Most Altera(Intel) users don't use these primitives. There is an IO standard assignment in the assignment editor for IO types, and for globals they let the fitter auto-promote them, and then use Global assignment if anything needs to be modified. 

If you really do want replacements, they are not "primitives" per se, but IP generated in the IP Catalog(Alt+7). Altclkctrl is for globals and I believe altiobuf for IO buffers.
返信