Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 讨论

ModelSim- altera

Altera_Forum
名誉分销商 II
‎02-21-2011 05:06 PM
1,549 次查看

Hi people, 

 

I have a problem. I have made a block diagram circuit, as following:  

 

But I don't get to load this circuit in modelsim - altera. 

 

What Can I do? 

 

thanks
预览文件
20 KB
0 项奖励

链接已复制

2 回复数
Altera_Forum
名誉分销商 II
‎02-21-2011 05:25 PM
674 次查看

you'll need to output it as Verilog or VHDL. File -> Create/Update -> create HDL from current file.

0 项奖励
复制链接
Altera_Forum
名誉分销商 II
‎02-21-2011 05:36 PM
674 次查看

Thank you. I will do it.

0 项奖励
复制链接
回复

周一至周五提供社区支持。请单击 此处查看其他联系方式。

英特尔不会验证所有解决方案，包括但不限于该社区中可能出现的任何文件传输。对此，英特尔不做任何明确或隐含的担保，包括但不限于对适销性、适用于特定用途和非侵权的隐含担保，以及由履约习惯、交易习惯和贸易惯例引起的任何担保。

关于编译器优化的更多完整信息，请参阅我们的 优化通知.