Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Negative Hold slack with NIOS II in MAX10

Altera_Forum
Honored Contributor II
1,589 Views

Hi everyone! 

 

I'm trying to execute NIOS's code from User Flash Memory located inside MAX10. 

My eval board is https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-max-10-evaluation.html

 

Onboard clock 50 MHz I connect to NIOS clk input. 

In top-level .sdc file I create this clock by string: create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports { clk }] 

 

But after Quartus processing, Timquest find negative hold slacks for all drdout[] nodes of UFM block. 

I see that Timequest analyze path from each drdout[] node to itself! 

I don't understand what is the sense of it ? 

 

Moreover, after deleting string "create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports { clk }]" from top-level .sdc file everything is OK, i.e. Timequest doesn't find negative slacks. 

But I think, it's wrong idea to delete "create_clock..." from sdc file. 

 

Who can help to define problem ?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
853 Views

The problem is in Quartus version 15.1. 

Compiling the same project in Quartus v16.0 doesn't detect problem with timing.
0 Kudos
Reply