- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everyone!
I'm trying to execute NIOS's code from User Flash Memory located inside MAX10. My eval board is https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-max-10-evaluation.html. Onboard clock 50 MHz I connect to NIOS clk input. In top-level .sdc file I create this clock by string: create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports { clk }] But after Quartus processing, Timquest find negative hold slacks for all drdout[] nodes of UFM block. I see that Timequest analyze path from each drdout[] node to itself! I don't understand what is the sense of it ? Moreover, after deleting string "create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports { clk }]" from top-level .sdc file everything is OK, i.e. Timequest doesn't find negative slacks. But I think, it's wrong idea to delete "create_clock..." from sdc file. Who can help to define problem ?Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The problem is in Quartus version 15.1.
Compiling the same project in Quartus v16.0 doesn't detect problem with timing.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page