Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

New Fitter Error

Altera_Forum
Honored Contributor II
‎03-15-2016 03:44 PM
1,300 Views

Hi! 

 

I develop a DSP project on Terrasic DE1 board based on Cyclone V GX. My project occupies something about 50% of resources. 

 

I added some functions and got a fitter error during compilation: 

 

Error (170025): Fitter requires that more entities of type LAB be placed in a region than are available in the region 

Error (170026): Region "lower-left" corner: X1_Y9; Region "upper-right" corner: X25_Y34 

 

And the reason for this is "bitslip" net from control block to gigabit transceivers (the transceiver control module was designed a few monthes ago and worked well). 

 

Basing on google and altera I tried to solve the error by setting the as GLOBAL SIGNAL in assignment editor, but it was't succesfull. 

 

 

Thanks for helping me!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.