Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Nstatus pin is toggling on power on

Altera_Forum
Honored Contributor II
‎01-10-2018 11:26 AM
1,590 Views

hi, 

 

I had designed one custom board with cyclone5 (5CGTFD7D5F27I7N) FPGA. 

I am trying to boot FPGA from SPI flash. 

FLASH programmed successfully by .jic file but at power on -off FPGA is not loading from SPI QUAD FLASH. 

while observation we find that ,at power on nstatus pin is toggling. 

But when we program fpga with .sof than nstatus going high. 

 

so what is the reason for this and how to overcome it ?? 

 

tramp(between 1.1 and 3.3v)=22 millisecond in our board. 

power sequencing is -> 1.1v -> 1.2v ->2.5v -> 3.3v. 

 

 

 

Thanks & Regards 

DEEPAK
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-11-2018 11:46 AM
471 Views

Same issue as your other post? 

https://alteraforum.com/forum/showthread.php?t=57477 

 

Alex
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.