Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

OSERDES using DDR

Altera_Forum
Honored Contributor II
1,275 Views

Can DDR be used with a SERDES Megafunction implementation? I am trying to implement a single channel of 4 pararlell bits at a 350MHz input into a SERDES, but the output (at least in simulation) is only running at 700MHz single data rate, and I need it to run at 700MHz DDR. If I implement this as a SERDES followed by a DDR I have to reduce my SERDES serialization factor by two, but when I do this the SERDES appears to run at at the DDR rate.

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
586 Views

Which FPGA family are you referring to? Highest DDR clock frequency is around 400 MHz, correspending to 800 MHz data rate. Higher data rates up to 1600 Mbps are available with Stratix dedicated SERDES.

0 Kudos
Altera_Forum
Honored Contributor II
586 Views

I'm targeting Stratix V GX. According to the spec sheets, I should be able to drive the SERDES at more than 1.4Gbs (my requirement), but I need this to transmit data on both the positive and negative 700MHz clock edges. I was able to get a version of this working, but only if I don't use the external PLL option. It looks like there may be an issue with the files generated by the Mega Function GUI. You can't change the input clock frequency in the GUI (the drop down box shows this as 100MHz and you can't change this value even if you vary all the other parameters) . Also, a simulation of this MF will not work correctly unless you manually change the input frequency to 700MHz in the VHDL code. Additionally, if you try to use the external PLL option, the GUI does not let you specify either the output data rate or the input clock frequency. I don't see how the SERDES core knows to make the output double data rate (i.e. transmitting data on both clock edges) without these two parameters since the ratio would determine whether you are transmitting SDR or DDR. I posted a service request to Altera Support on this. 

 

Is there a dedicated SERDES block other than the altLVDSTx mega function that I need to implement (excluding the MGTs since I need a total of 28 bits for this interface)?
0 Kudos
Altera_Forum
Honored Contributor II
586 Views

Altera Support had me re-install Quartus 11.1 SP2 and it fixed the problem with the GUI not being able to change the 100MHz value.

0 Kudos
Reply