- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can DDR be used with a SERDES Megafunction implementation? I am trying to implement a single channel of 4 pararlell bits at a 350MHz input into a SERDES, but the output (at least in simulation) is only running at 700MHz single data rate, and I need it to run at 700MHz DDR. If I implement this as a SERDES followed by a DDR I have to reduce my SERDES serialization factor by two, but when I do this the SERDES appears to run at at the DDR rate.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Which FPGA family are you referring to? Highest DDR clock frequency is around 400 MHz, correspending to 800 MHz data rate. Higher data rates up to 1600 Mbps are available with Stratix dedicated SERDES.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm targeting Stratix V GX. According to the spec sheets, I should be able to drive the SERDES at more than 1.4Gbs (my requirement), but I need this to transmit data on both the positive and negative 700MHz clock edges. I was able to get a version of this working, but only if I don't use the external PLL option. It looks like there may be an issue with the files generated by the Mega Function GUI. You can't change the input clock frequency in the GUI (the drop down box shows this as 100MHz and you can't change this value even if you vary all the other parameters) . Also, a simulation of this MF will not work correctly unless you manually change the input frequency to 700MHz in the VHDL code. Additionally, if you try to use the external PLL option, the GUI does not let you specify either the output data rate or the input clock frequency. I don't see how the SERDES core knows to make the output double data rate (i.e. transmitting data on both clock edges) without these two parameters since the ratio would determine whether you are transmitting SDR or DDR. I posted a service request to Altera Support on this.
Is there a dedicated SERDES block other than the altLVDSTx mega function that I need to implement (excluding the MGTs since I need a total of 28 bits for this interface)?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Altera Support had me re-install Quartus 11.1 SP2 and it fixed the problem with the GUI not being able to change the 100MHz value.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page