Obtaining FPGA state information via HPS (Cyclone V) - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Obtaining FPGA state information via HPS (Cyclone V)

1,067 Views

Is it possible to obtain the FPGA state data (i.e. register values, LAB contents, memory contents, etc) from the HPS part of the Cyclone V without configuration specific access structures?

Link Copied

1 Reply

388 Views

you have to use the H2F-Bridges for that.

Maybe [1] is a good starting point for that...

[1] http://www.rocketboards.org/

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.