PCI Express on Cyclone V GT FPGA Development Kit

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

PCI Express on Cyclone V GT FPGA Development Kit

1,050 Views

Hi, everyone! I have a problem with devkit -- https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-cyclone-v-gt.html

I tried to connect the board to PC and run reference designs (one - http://www.alterawiki.com/wiki/reference_design:_gen2x4_avmm_dma_with_external_ddr3_-_cyclone_v, two - http://www.alterawiki.com/wiki/reference_design:_gen2x4_avmm_dma_-_cyclone_v)

I try to run Gen1 x4 on two PC, but stuck on link training.

On one PC when used Gen3 x8 slot ltssm stoped on Polling.Active state. When used Gen3 x4 slot ltssm stoped on Config.Linkaccept, but lane_act = 4’b1000 that means x8, as far as I can see.

On other PC when used Gen3 x16 slot ltssm stoped on Polling.Active state.

Why could be a problem?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.