Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.

PFL update issues

Honored Contributor II


I am trying to generate a system with a Max II CPLD with a PFL instantiated on it and a Cyc V being loaded by it over PS configuration scheme. I am able to successfully program flash with my POF over JTAG with the Quartus programmer. In my POF are two pages, each loading the Cyc V, one that acts as a bootloader and one that acts as the application code.  


I need to be able to update the application code using the flash programmer in my bootloader code, which I know works. What I can't seem to find out is the file type I need to program the flash with to get something that the PFL recognises. I have checked the output at the application location from the PFL and have found it is similar to the RBF format but not similar enough that the change can easily be manually done.  


I am looking for help in identifying the file type I need to program the flash with to update just my application image and not using JTAG. Any pointers to some better information than the Altera ANs would also be appreciated. 


Many Thanks!!!
0 Kudos
1 Reply
Honored Contributor II



Found this old thread that explains how to obtain the rbf file type with the correct additional bytes, must have missed it by just not managing to search the right terms before.  


Convoluted way to get the necessary file but likely could be put into a bash script for ease, especially when needing to carve off certain sections!