Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Pin assignement

Altera_Forum
Honored Contributor II
‎02-10-2009 11:45 AM
1,223 Views

Hi everybody 

 

Can I assign a dedicated clock input pin at 3.3V, into a bank containing LVDS pins only (2.5V) ? 

In fact, I can do that with Quartus, but I would want to know if that is functionnally correct. 

Thank you in advance !
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-12-2009 05:03 PM
332 Views

The best wayto determine that is to do the design in the tool, target a part, make the assignments to the pins, set the "level" of the IO interface type, and try a compile. 

 

If you have a newer tool version, there is an option you can turn on in the pin planner to check assignment (proposed assignments you have made) or if set to be actively checking all the time (the assignment you are trying to make). 

 

Depends on the family, but I think that is allowed.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.