Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Please help

Altera_Forum
Honored Contributor II
‎04-21-2012 02:24 PM
3,206 Views

Quartus wrote me this error: error: node line contains "d2" and "d4", but may be named only once 

Can you anybody help me please what is wrong? I am from Czech Republic and I have very BAd english.. Thanks, Witc
0 Kudos

Link Copied

4 Replies
Altera_Forum
Honored Contributor II
‎04-21-2012 05:02 PM
1,801 Views

try posting the source code.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-21-2012 05:19 PM
1,801 Views

Here is all project:

Quartus.zip
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-21-2012 07:26 PM
1,801 Views

An absolutely DREADFUL schematic design! I'm surprized that there aren't more inadvertent shorts. 

 

Please look at the oLEDR[10] to oLEDR[12] output connectors. They are all shorted to VCC, causing the said error. The design compiles O.K. after removing the short. 

 

Regards, 

Frank
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-21-2012 07:39 PM
1,801 Views

Hey THANKS A LOT, it was main problem... THANK FOR HELP 

 

WITC.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.