- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello everybody,
In the Max II CPLD manual required Power and ground pin decoupling capacitors requirements are stated as follows: Board Decoupling Guidelines: Decoupling requirements are based on the amount of logic used in the device and the output switching requirements. As the number of I/O pins and the capacitive load on the pins increase, more decoupling capacitance is required. As many as possible 0.1-mf power-supply decoupling capacitors should be connected to the VCC and GND pins or the VCC and GND planes. This seems very big, around here we generally use 100 nF on uC pins. Opinions ? Thanks, EricLink Copied
8 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I don't have the document here. Probably this is a typo.
Usually you may need a single big capacitor in the 100uF range to decouple power supply in the middle-low frequency range, near the supply source. The capacitors located near device supply pins are 100nF or 10nF and these are for high decoupling frequencies. Generally speaking, if no further information is given in a component datasheet I use this rule of thumb: a 100nF and a 10nF for each supply pin.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Super, thanks a bunch Cris72, I really appreciate your answer.
Cheers, Eric- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I dont know if this the right place to this quetion, but some one know how obtain the capacitance of instances in a netlist file from Quartus II tool. I need to use the netlist file from Quartus tool, in the Nanosim tool from Synopsys, because there isn't any Altera tool to obtain the capacitance of a instance (resistor, transistor, capacitor, etc) of a FPGA design. Thank you for help.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
typically IBIS or HSPICE models are used, but i don't know if Nanosim supports them
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
So, did you say that I can use the IBIS or HSPICE to obtain the capacitance from a Quartus netlist, did you? Because the Quartus netlist is a .vo file so I think they don't support.
Do you know if I can set the Quartus to give me another kind of netlist file, like *.sp or *.spi file? These kind of files are supported by Nanosim tool. Thanks so much.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
maybe you should start a new thread and explain exactly what you are trying to do, because i don't quite understand
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Could you explain how I create a new thread here?
Thank you for your help.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
scroll to the bottom of the list of topics and you will find a yellow button that says new topic
thank you
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page