Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Problem with old device

Altera_Forum
Honored Contributor II
‎05-27-2011 06:11 PM
1,005 Views

Hello everybody. 

 

I need your help with programming problem in EPF10K100AR1-3. 

 

In the board is implemented daisy chain for three devices, 2 EPF10K100ARI and EPM7256, when programming through JTAG with usb blaster all is OK, but in operation, the microprocessor in board load the EPF10K100ARI in parallel synch, but this fail and generate error in configuration, the logic level in pin NSTATUS show this. 

 

This design is older, but is completely functional. 

 

I not undestand why now this not operate?. 

 

Its very urgent for me. 

 

Best regards and thank´s.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.