Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Pull-up On I/o Pin

Altera_Forum
Honored Contributor II
‎02-06-2009 10:57 PM
2,024 Views

Bye everyone, 

 

I'm a beginner on Altera software development tool. 

Can you show me the procedure to set a pull-up on I/O pin, 

on the documentation i found: 

 

"In the Assignment Editor, set the weak pull-up assignment to ON to enable the on-chip pull-up resistor for the pin."  

 

but it isn't usefull for me. 

 

I'm working with a device of CycloneII, EP2C8F256C7 and Quartus II 8.0sp1 as development tool. 

 

Tanks in advance, i'm looking forward for your answer. 

 

Bye 

 

Giordano
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-06-2009 11:27 PM
753 Views

 

--- Quote Start ---  

but it isn't usefull for me. 

--- Quote End ---  

 

Why, did you try? The procedure generally works. 

You also can enable weak pull-ups in Pin Planner, after showing the respective column through customize menu.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-08-2009 10:06 PM
753 Views

Thank you, 

I set the weak pullup in Pin Planner. 

It works correctly.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.