Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21334 Discussions

Qsys doubt: Pipeline

Altera_Forum
Honored Contributor II
‎07-29-2011 09:31 PM
895 Views

Hello, 

 

Is it possible to manually remove the pipeline stages in Qsys. After generating a system with pipeline stages I want to manually remove the inserted pipeline stages. How can I do it?  

 

Thanks, 

AA
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.