Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Stratix II EP2S60 jack 3,5mm

Where er the PDF documents for Cyclone 5

Cyclone V LVDS fractional PLL

It is worse to assign clock on different bank or on non-clock input pin?

Design example transceiver Cyclone V GT

How to set internal pul-up/pull-down to an FPGA pin in Quartus ?

MAXV RAM: 1-Port Megafunction - minimum logic elements needed for 16x16 RAM

Does Altera provide a .svf to .vcl file convertor?

max10 ,onchip_flash,hold timinig violation

Altera Quartus II ROM megafunction? Cyclone IV E

i want to use altera fpga, which language should i use?

Is it possible to get GHz frequency in Altera FPGA for PCI Express 1.0, 2.0?

FPGA for begginer

Pin count exceeded in RC4 Analysis

GPIO output on DE2_115

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

Cyclone V issue with Fractional PLL and Reconfig IP Modules

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM