Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

CLKIN Pin as General Purpose Input

Does Cyclone IV GX F324 package supports SATA 1.5Gbps?

Cyclone V IO Drive Power Maximum Capacitive Load

Serial Transceiver Data Rates for Export Control reason

CycloneII I/O pin damage (Short to VCC)

SERDES in Stratix II

cyclone v gt has pcie phy?

Altera FPGA LED switches OFF after loading the sof file

Arria V: VOD values for LVDS i/o

Cyclone lll emulated LVDS IO

Measuring delay from a PLL output to an FPGA pad

ALTLVDS external clock

urgent help

EPC8 support discontinued in new version of Quartus

Stratix II EP2S60 jack 3,5mm

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

Cyclone V issue with Fractional PLL and Reconfig IP Modules

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria