Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

max10 ,onchip_flash,hold timinig violation

Altera Quartus II ROM megafunction? Cyclone IV E

i want to use altera fpga, which language should i use?

Is it possible to get GHz frequency in Altera FPGA for PCI Express 1.0, 2.0?

FPGA for begginer

Pin count exceeded in RC4 Analysis

GPIO output on DE2_115

ArriaV SoC spim0 does not work, when SPI read

Cyclone III Starter Board clock input

high input voltage damage

simple graphics gui

Transceiver placement issue

Errors in creating of preloader image

Selecting the correct Altera CPLD for LED signal decodings

DE2-115 using GPIOs

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

SDI pinning on Agilex 5

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM

Re: MAX10 (Select Internal Configuration mode with ERAM )