Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Quartus II Cyclone IV DDR2_SDRAM PIN problem

Altera_Forum
Honored Contributor II
1,261 Views

Hi all, 

I am trying to use SOPC_Builder to build my NIOS system. But after the NIOS symbol is generated, I find that some pins which I can't find out in the datasheet of DDR2 SDRAM. So how to assign these pins correctly? 

 

The following is the pins which does not exist,  

DDR2_SDRAM_aux_full_rate_clk_out 

DDR2_SDRAM_sux_half_clk_out 

DDR2_SDRAM_phy_clk_out 

 

Local_init_done_from_the_DDR2_SDRAM 

Local_refresh_ack_from_the_DDR2_SDRAM 

Local_wdata_req_from_the_DDR2_SDRAM 

 

Reset_phy_clk_n_from_the_DDR2_SDRAM 

 

Here is the hardware, software, nios2 system I used 

Quartus II version 9.1 SP2 full version  

Cyclone IV E: EP4CE15F17C7 

 

Nios2 system: 

CPU(clk : External clk =100MHz) 

EPCS Serial Flash Controller(clk : External clk = 100MHz) 

DDR2_SDRAM (64MB,8bit wide, Discrete Device, CAS 5.0, 1 Chip Select,  

the parameters was Modified form Micron MT47H64M8CB-3) 

PIO(clk : External clk = 100MHz) 

sysid (clk : External clk = 100Mhz) 

 

Can anyone help me to solve my problem, Thanks!!!
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
576 Views

I have spent much time to solve this problem,but i still don't know how to assign pins

0 Kudos
Altera_Forum
Honored Contributor II
576 Views

I have the same problem, who can give me some good suggestions? Thank you !

0 Kudos
Altera_Forum
Honored Contributor II
576 Views

hi, 

do you run the tcl scripts for the sdram assign
0 Kudos
Altera_Forum
Honored Contributor II
576 Views

I have run the tcl scripts,thank you for your reply.

0 Kudos
Reply