- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The documentation doesn't explicitly say it (or if it does, I can't find it), but must the source for the reference clock for the C V's Transceiver Native PHY receiver come from the REFCLK0 pin pair, or can it be sourced from inside the FPGA?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Well, the C5 Transceiver handbook says that the transceivers can be clocked by a fractional-PLL (in integer mode), but the fitter seems to choose the fPLL's _input_ as the clock, not the fPLL clock output I explicitly coded ...

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page