Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Reference clock for Cyclone V GX Transceiver Native PHY receiver source?

Altera_Forum
Honored Contributor II
1,463 Views

The documentation doesn't explicitly say it (or if it does, I can't find it), but must the source for the reference clock for the C V's Transceiver Native PHY receiver come from the REFCLK0 pin pair, or can it be sourced from inside the FPGA?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
688 Views

Well, the C5 Transceiver handbook says that the transceivers can be clocked by a fractional-PLL (in integer mode), but the fitter seems to choose the fPLL's _input_ as the clock, not the fPLL clock output I explicitly coded ...

0 Kudos
Reply