Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Referent Clock PCIe

Altera_Forum
名誉分销商 II
1,211 次查看

Hi guys 

 

 

I'd like if you can help my about PCIe pins connector. 

 

 

I have to communicate by PCIe two FPGAs, so I have to build a PCB like "Mother Board" where my FPGAs will communicate. 

My PCB will has a two PCIe female connector in orden to establish PCIe communication. I've searched by internet and I noticed that there are a differential pins called REFCLK.  

Some websites I've watched that they use REFCLK and another don't, but they don't tell nothing about REFCLK pins, so I'd like someone can help in orden to don't make mistake when make my PCB. 

 

 

My question is: 

If I connect one FPGA to another FPGA by PCIe, Must I ALWAYS use pins REFCLK or not??? 

I've searched by internet and I always find about lanes Rx and Tx, but I haven't found a good information about REFCLK. 

 

 

My another question is: 

if one FPGA is root- port and another is endpoint.....REFCLK is established by root-port or not ?? 

 

 

Thanks for your replys. 

Regards.
0 项奖励
0 回复数
回复