Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Reliability

DamienHH
Beginner
‎08-13-2021 07:57 AM
915 Views

What is the FIT (failure in time) of the Max 10 FPGA  ?
(10 M16)

0 Kudos

Link Copied

2 Replies
AminT_Intel
Employee
‎08-16-2021 02:27 AM
900 Views

Hello,

 

Please refer to this KDB for FIT: https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/solutions/rd06132000_3184.html

 

Thank you

0 Kudos
Copy link
AminT_Intel
Employee
‎08-23-2021 11:35 PM
879 Views
In response to AminT_Intel

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

In response to AminT_Intel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.