Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21604 Discussions

Remote update Registers

Altera_Forum
Honored Contributor II
1,166 Views

Hi All, 

 

I have trawled through too many data sheets and have either confused myself beyond all reason or the info i want is just not there. I have gotten the remote update to work. I used the app note and have 2 bitstreams stored in the EPCS. My software is in a seperate flash for now but with the aim to add it to the end of the bitstream eventually. So at present the Default config is loaded at start up. I can reconfigure and all works. So my SW will check the Remote update register to work out whats there and whats happend. 

 

So here is my question. Assuming Register 4 (Base address + Param of 0x100) is the current address is should read back as 0x400000 but i get 0x8. Now interestingly again assuming i've read the data sheet correctly there are 2 previous state registers using bits 3 and 4 so these then give 0x8 and 0x400000. So the correct value is in previous state 2 but previous 1 and current are wrong?? Also i get a spurious 0x3 in those 2 at start up. Finally i assumed that the reconfig bits would show a bad crc or watchdog timeout when the config is bad (i erase a block of flash in the config for testing) but nothing. Although the Current state works and address is correct again in previous 1 registers. 

 

Can anyone explain what i am seeing or more to the point how those registers actually work? 

 

Cheers 

Tim
0 Kudos
0 Replies
Reply