Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
New Contributor I
168 Views

SDF generation for Cyclone V on Quartus 19.1 Standard Edition

Jump to solution

Hi,

 

I have compiled a design on a Cyclone V FPGA using the Quartus 19.1 Standard Edition.

I want to generate an SDF file to perform Post-Place and Route simulation.

 

I have tried all of the Quartus settings but didn't have any success thus far. I also found some posts in the forum (like this one https://forums.intel.com/s/question/0D50P00003yyGO5/cant-get-quartus-prime-standard-161-to-output-sd...) that seem to suggest that Quartus cannot generate and SDF file.

Is Quartus able to create an SDF file for my design? If so, how can I achieve that?

 

Thank you in advance for your responses.

 

Kind regards,

anm

0 Kudos

Accepted Solutions
Highlighted
159 Views

Hi,

Simulation using a post-fit timing netlist, testing functional and timing performance is supported only for the Arria® II GX/GZ,Cyclone® IV, MAX® II, MAX V, and Stratix® IV device families.

You may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-tp-simulation.pdf , Table 2, Page 5.

 

Thanks.

Best regards,

KhaiY

View solution in original post

0 Kudos
3 Replies
Highlighted
160 Views

Hi,

Simulation using a post-fit timing netlist, testing functional and timing performance is supported only for the Arria® II GX/GZ,Cyclone® IV, MAX® II, MAX V, and Stratix® IV device families.

You may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-tp-simulation.pdf , Table 2, Page 5.

 

Thanks.

Best regards,

KhaiY

View solution in original post

0 Kudos
Highlighted
New Contributor I
159 Views

Hi KhaiY,

 

thank you very much for your answer. In the table I see that Gate-level timing simulation is not supported for the Cyclone-V.

Nevertheless, according to the table you mentioned, Gate-level functional simulation is supported for Cyclone-V.

 

Could you please verify that the post-fit netlist used for the Gate-level functional simulation is located in the ./simulation/modelsim folder under the name <design_name>.vo?

 

Thank you in advance for your response.

 

Kind regards,

anm

0 Kudos
Highlighted
156 Views

Hi Anm,

The Verilog Output File is placed in the /<project directory>/simulation/<EDA simulation tool> directory. 

 

Thanks.

Best regards,

KhaiY

Tags (1)
0 Kudos