Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21584 Discussions

SDRAM giving incorrect data during read

Altera_Forum
Honored Contributor II
‎04-06-2014 01:16 PM
1,192 Views

I have setup SDRAM controller using Qsys. Now first I was writing a value of '0001H' at address '95FFFH', and then after some clock cycles, I make a read by putting the read line at low / '0' and I see that waitrequest gets high, after some cycles, read data valid appears, but it throws wrong data which is '0801H' (which supposed to be '0001H'). Why is that? Thanks 

 

 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=8704
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-09-2014 02:33 PM
464 Views

are you sure that you use the correct polarity on the read and write signals? The lack of a '_n' postfix in the name seem to indicate that they are active high signals.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.