Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21597 ディスカッション

Sides for DDR2 DQ and DQS

Altera_Forum
名誉コントリビューター II
1,689件の閲覧回数

Hi, All 

 

Our design is going to use 2 Sides of EP3C40, Because there are not enough DQ pins in 1 Side. For better performance, which two should chose?  

TOP and Bottom or Bottom and Right, or Others, and Why? 

 

Thanks
0 件の賞賛
5 返答(返信)
Altera_Forum
名誉コントリビューター II
769件の閲覧回数

top bottom are typacally used for memomry applications, left right for serdes applications.

Altera_Forum
名誉コントリビューター II
769件の閲覧回数

Forgot the why: io's and pll's have more dedicated hardware for ddr on top and bottom

Altera_Forum
名誉コントリビューター II
769件の閲覧回数

sorry i was too quick... i was talking about stratix3 not cyclone...

Altera_Forum
名誉コントリビューター II
769件の閲覧回数

 

--- Quote Start ---  

sorry i was too quick... i was talking about stratix3 not cyclone... 

--- Quote End ---  

 

 

 

Is it the same in Cyclone III, I am not fimilar with stratix3 

 

And I choosed TOP and Bottom, Will these two sides too far away, which will cause bad STA result?
Altera_Forum
名誉コントリビューター II
769件の閲覧回数

Can anyone help me, I still waiting a better answer

返信