Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21594 Discussions

Sides for DDR2 DQ and DQS

Altera_Forum
Honored Contributor II
1,682 Views

Hi, All 

 

Our design is going to use 2 Sides of EP3C40, Because there are not enough DQ pins in 1 Side. For better performance, which two should chose?  

TOP and Bottom or Bottom and Right, or Others, and Why? 

 

Thanks
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
762 Views

top bottom are typacally used for memomry applications, left right for serdes applications.

0 Kudos
Altera_Forum
Honored Contributor II
762 Views

Forgot the why: io's and pll's have more dedicated hardware for ddr on top and bottom

0 Kudos
Altera_Forum
Honored Contributor II
762 Views

sorry i was too quick... i was talking about stratix3 not cyclone...

0 Kudos
Altera_Forum
Honored Contributor II
762 Views

 

--- Quote Start ---  

sorry i was too quick... i was talking about stratix3 not cyclone... 

--- Quote End ---  

 

 

 

Is it the same in Cyclone III, I am not fimilar with stratix3 

 

And I choosed TOP and Bottom, Will these two sides too far away, which will cause bad STA result?
0 Kudos
Altera_Forum
Honored Contributor II
762 Views

Can anyone help me, I still waiting a better answer

0 Kudos
Reply