Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
21618 Discussions

Signal tap removal

Altera_Forum
Honored Contributor II
3,678 Views

Hi all 

I have an easy question. 

I compiled my design and then I appen signal tap analizer. It append to my design a new entity, "sld_signaltap:auto_signaltap_0". 

I run my design, made my analysis and now I would like to remove the entity.  

Well, I removet auto_signaltap_0.stp from my design, but the entity is still there.  

Any hint would be appreciated. 

Best regards 

 

Phate 

 

P.S. I use quartus2 10.1 web edition, so no incremental compilation or similar.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
2,334 Views

Quartus includes instance information for signaltap in your QSF. The best way to remove this from your design and QSF is to: 

[1] remove the enable signaltap setting under the project settings 

[2] run analysis & elaboration
0 Kudos
Altera_Forum
Honored Contributor II
2,334 Views

And if that doesn't solve it, delete your /db and /incremental_db directories and try again.

0 Kudos
Altera_Forum
Honored Contributor II
2,334 Views
0 Kudos
Reply