- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The lock time for my PLL is far different than what I see in simulation, does anyone know why?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Since the PLL is an analog circuit, lock time varies based on PVT, PLL bandwidth, etc. There is no way to exactly predict the lock time of a PLL. Therefore, the Quartus simulator just waits x number of cycles and just says your PLL is locked. This makes sense since most of the time you're concerned with simulating what happens in your logic after your PLL has locked.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page