Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

[SoCKit Cyclone V] HPS UART Controller to LTC connector

Altera_Forum
Honored Contributor II
1,596 Views

Hello, 

 

First it has been a while since I consult Altera's Forum but I have never posted anything... I am working with a Arrow SocKit with the Soc Cyclone V. I have been through GSRD HW and SW. 

 

My goal is to connect an external device to the board and I am thinking about using the LTC connector. 

I have seen this thread about resetting the pins for GPIO, and it was helpful : http://www.alteraforum.com/forum/showthread.php?t=51782 

I know see the GPIO under Linux. 

But my problem is that my device is communicating with standard Serial UART pins TX and RX, and unfortunately the HPS is connected to LTC connector through I2C and SPI controllers, no UART. 

 

I set the HPS UART1 pins and all the LTC GPIO in Qsys, deleted the SPIM and I2C controllers on the Peripheral Pins of the HPS, then exported the soc_system instance pins : 

 

.hps_0_hps_io_hps_io_uart1_inst_RX (hps_uart1_RX),  

.hps_0_hps_io_hps_io_uart1_inst_TX (hps_uart1_TX),  

.hps_0_hps_io_hps_io_gpio_inst_GPIO51 (hps_gpio_GPIO51),  

.hps_0_hps_io_hps_io_gpio_inst_GPIO52 (hps_gpio_GPIO52),  

 

to the top level module : 

 

input wire hps_uart1_RX,  

output wire hps_uart1_TX,  

inout wire hps_gpio_GPIO51,  

inout wire hps_gpio_GPIO52,  

 

 

I would like to route the HPS UART1 Rx&Tx -> LTC GPIO 51&52, and I wonder if it is possible with some custom logic... ?  

I tried to connect some wires but I have conflicts. 

 

Or maybe I am on the wrong way and I should create a IP UART in Qsys... Because it might more convenient in Linux accessing to ttyS1... 

 

Any pists ? 

 

Thank you in advance.
0 Kudos
0 Replies
Reply