Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Stratix iii internal clock

Altera_Forum
Honored Contributor II
‎04-10-2011 04:12 PM
1,220 Views

dears all, 

 

i'm using dsp development kit stratix iii and i'm wondering if it is possible to make a complete design without using an external clock? if so, what is the internal clock block at the megafunctions?  

 

thank you
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-10-2011 05:55 PM
520 Views

There's no internal clock in the FGPA itself. 

 

There's a 50 MHz clock oscillator and a 125 MHz clock oscillator on the board, which are connected to the FPGA's clock inputs.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.