Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Annunci
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussioni

The voltage of I/O port from which a high frequency signal output

Altera_Forum
Collaboratore onorario II
‎09-01-2009 02:10 AM
1.194Visualizzazioni

Hi, everyone! 

I'm a beginner in the Altera FPGA. Recently, I tried to use the output port of Cyclone 2C5 as the input clock of ADS830E (60MHz ADC). But I found when the output clock of FPGA reaches 8MHz, the output Vpp of FPGA is too low (the low level is 1V and the high level is 1.8V) for the ADC clock.  

Is there any settings of quartus or other methods to deal with the problem? 

Thanks for any hints.
0 Kudos

Link copiato

1 Rispondere
Altera_Forum
Collaboratore onorario II
‎09-01-2009 03:04 AM
546Visualizzazioni

Have you selected the 3.3 V LVTTL I/O standard at pin assignments for all of your pins? This can be done easily with pin planner. 

It is the ADC VDRV pin connected to the 3.3 v source?
0 Kudos
Copia link
Rispondere

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Per informazioni più complete sulle ottimizzazioni del compilatore, vedere: Avviso di ottimizzazione.