Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Timing Simulation Primitive.

Altera_Forum
Honored Contributor II
‎01-11-2011 02:33 PM
887 Views

Hello 

The way we have two different primitives in Xilinx one with timing simulation and the other without timing simulation...is there anything like that in Altera as well. 

If its there then how do i use it. 

 

Any advice will be of great help. 

 

Thanks in advance.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.