altera primitive without timing simulation

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

altera primitive without timing simulation

879 Views

hello,

I need altera primitive without timing simulation...i am trying to port my design

to altera(using GHDL) which is already done with xilinx using GHDL as a

simulation tool.

Any advice is of good help.

Thanks in advance.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.