Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

PLL Source Synchronous Mode

How to use Altera BRAM instance as a DualPort RAM with 1 Write and 2 parallel reads

My first FPGA

set_net_delay overwrite

Modelsim is exiting with code 211

PCIe Cyclone IV Dev Kit

GXB tx_coreclk source problem

Cyclone V Configutation via Protocol problem

DDR3 SDRAM controller with Uni PHY, DMA and external UART(RS232) qsys implementation

Problem PIO

Quartus II Web Edition 13.1.0.162 Installation window not responding

Error(11999): Channel(s) under reference clocks - arria 10 development kit design

addressing in Nios II processor

88e1111 phy

GPIO Expansion Header pinout for De1-SOC and De10 standard boards

Featured Content

Quartus Prime Design Software - JTAG usage

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage