Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Traffic Generator

Altera_Forum
Honored Contributor II
1,521 Views

Is there a library for a packet generator in Nios II? If not, any suggestions on how to implement one?

0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
661 Views

Use an ALTSYNCRAM as a ROM block and initialize it with a suitable mif file with the bytes that you can cyclically read out from the ROM. It works well and it is simple to implement. ;)

0 Kudos
Altera_Forum
Honored Contributor II
661 Views

hm...I was more thinking along the lines of a block that would output packets (with time stamp, src and dest info, and payload) following a certain size and time distribution.  

 

Where can I get the ALTSYNCRAM?
0 Kudos
Altera_Forum
Honored Contributor II
661 Views

You can get ALTSYNCRAM from altera mega-function wizard available in Quartus II

0 Kudos
Altera_Forum
Honored Contributor II
661 Views

I can't find it...is it available on the Stratix II GX?

0 Kudos
Altera_Forum
Honored Contributor II
661 Views

Open Quartus II, Open new Block diagram / schematic file, double click anywhere on block diagram window, a symbol window will be appeared, then write 'altsyncram' (without comma) in name field and click ok.

0 Kudos
Reply