- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is there a library for a packet generator in Nios II? If not, any suggestions on how to implement one?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Use an ALTSYNCRAM as a ROM block and initialize it with a suitable mif file with the bytes that you can cyclically read out from the ROM. It works well and it is simple to implement. ;)
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hm...I was more thinking along the lines of a block that would output packets (with time stamp, src and dest info, and payload) following a certain size and time distribution.
Where can I get the ALTSYNCRAM?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You can get ALTSYNCRAM from altera mega-function wizard available in Quartus II
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I can't find it...is it available on the Stratix II GX?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Open Quartus II, Open new Block diagram / schematic file, double click anywhere on block diagram window, a symbol window will be appeared, then write 'altsyncram' (without comma) in name field and click ok.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page