Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Use a design example for a Cyclone 5 dev kit on a SE1-SoC board?

Altera_Forum
Honored Contributor II
‎02-20-2017 03:14 PM
1,039 Views

Hi,  

 

Can the 'spi slave to avalon master bridge design example' located at the link below be used with a DE1-SoC board?The link says to use it only with a Cyclone 5 development kit. 

 

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html 

 

thanks 

 

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-20-2017 03:50 PM
351 Views

Unmodified, I'm sure it'll only work on the Cyclone V SoC Dev kit. However, I see no reason why it can't be modified to work on the DE1-Soc. 

 

Cheers, 

Alex
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.