Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Using 3.3V input with VCCIO @ 2.5V for Cyclone 10LP

SLabe
Partner
‎01-06-2021 11:59 AM
744 Views

Looking at the following document:  Intel® Cyclone® 10 LP Device Datasheet

In table 3 on Page 7 VI is listed as 3.6V max recommended operating condition regardless of VCCIO

In Table 14 on page 15 max ViH is listed as VCCIO + 0.3V

There is also mention in Table 3 of AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/LVCMOS I/O Systems regarding use of the PCI clamp diode, but this may or may not apply to the 10LP (which does seem to have the Diode option).

Could you help clarify this for us? Thank you,

0 Kudos

Link Copied

1 Reply
SLabe
Partner
‎01-13-2021 10:17 AM
731 Views

Hello, just enquiring if there is an update available for my customer. Thank you.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.