Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
告知
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 ディスカッション

VGA (progressive signals) To PAL (Interlaced Signals)

Altera_Forum
名誉コントリビューター II
1,453件の閲覧回数

Hi, 

 

I'm currrently working on a project where i need to convert VGA to PAL. I already made the hardware by putting an AD725 on the card.  

 

However, the AD725 component needs interlaced signals and specific signals synchronisation. Any idea on how to generate those signals in vhdl ? 

 

Thanks
0 件の賞賛
1 返信
Altera_Forum
名誉コントリビューター II
572件の閲覧回数

first of all you will need a frame buffer. 

 

Then the PAL timing signals can be created simply by using counters that address into the frame buffer.
返信