- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
So why exactly do we need to use a WIRE buffer? or any kind of buffer? to slow down the signal? MichaelLink Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What's a wire buffer? You mean a "wire" primitive in Verilog?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, the "wire" primitive under the category buffer.
Do you know what's the purpose of using WIRE? Michael:)- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The "wire" primive is meant to be a way to connect things.
Put simply, a Verilog wire primite is really the same as a wire in a circuit schematic. Ie, if I instantiate a module, I need to use wires to connect it's outputs. I also need to use wires to handle tri-state. I can also use wires for combinational logic. There's no delay or whatever associated with a wire.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
rbugalho,
Thanks! Mic
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page