Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

What IP should be used to write, read and erase MT25QL512ABBE12 flash device from Cyclone V FPGA?

CBar-
Beginner
‎10-15-2019 08:56 AM
1,134 Views

I tried using altasmi parallel IP but when I write to the device I get an illegal write indication, even when I see in the status register that the flash is not protected. Should I use a different IP? or is there an example on how to preform write and erase operations using this IP?

​

I'm using quartus 18.1​.

0 Kudos

Link Copied

1 Reply
ShafiqY_Intel
Employee
‎10-17-2019 06:20 AM
933 Views

Hi CBar-,

 

For MT25Q flash device, I usually recommend my customer to use the following IP:

  • ASMI II parallel IP
  • Generic QUAD SPI Controller II IP
  • Generic Serial Flash Interface (GSFI) IP

 

For reference design, you can refer to following link:

 

Thanks.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.