Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

What is clklow signal of fPLL

SJadh1
Beginner
‎01-31-2019 11:56 AM
1,847 Views

Hello,

 

I would like to know what is clklow signal of fPLL.

 

What is its relation of reference clock input to fPLL ?

 

Thanks & Regards,

Sachin Jadhav

0 Kudos

Link Copied

2 Replies
Rahul_S_Intel1
Employee
‎03-11-2019 08:02 AM
1,061 Views

Hi ,

The clklow is been explained in the page no: 363 of the below document.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/ug_arria10_xcvr_phy.pdf

This signal should be used with Intel external soft lock detection logic.

0 Kudos
Copy link
bitstreamer
Novice
‎10-08-2021 06:07 PM
1,004 Views
In response to Rahul_S_Intel1

That's a direct quote from the user guide, but I don't think this answers the question. Where is the external soft lock detection described? Google doesn't show any reference for an Intel soft lock circuit.

In response to Rahul_S_Intel1
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.