Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18511 Discussions

What is the state of Max 10 GPIO during power-up?

wdecook
Beginner
208 Views

What is the state of Max 10 GPIO pre-power, during power-up, and before configuration? High-Z? Pulled low?

 

0 Kudos
1 Reply
ShafiqY_Intel
Employee
174 Views

Hi wdecook,

 

All I/Os pins of Max 10 are tri-stated with no pull up during pre-power, power-up, and before configuration

Thanks.

 

Regards,

Matt

Reply