What is the state of Max 10 GPIO during power-up? - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

What is the state of Max 10 GPIO during power-up?

873 次查看

What is the state of Max 10 GPIO pre-power, during power-up, and before configuration? High-Z? Pulled low?

链接已复制

1 回复

839 次查看

Hi wdecook,

All I/Os pins of Max 10 are tri-stated with no pull up during pre-power, power-up, and before configuration

Thanks.

Regards,

Matt

复制链接

周一至周五提供社区支持。请单击此处查看其他联系方式。

英特尔不会验证所有解决方案，包括但不限于该社区中可能出现的任何文件传输。对此，英特尔不做任何明确或隐含的担保，包括但不限于对适销性、适用于特定用途和非侵权的隐含担保，以及由履约习惯、交易习惯和贸易惯例引起的任何担保。

关于编译器优化的更多完整信息，请参阅我们的优化通知.