What is the state of Max 10 GPIO during power-up? - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

What is the state of Max 10 GPIO during power-up?

501 Views

What is the state of Max 10 GPIO pre-power, during power-up, and before configuration? High-Z? Pulled low?

Link Copied

1 Reply

467 Views

Hi wdecook,

All I/Os pins of Max 10 are tri-stated with no pull up during pre-power, power-up, and before configuration

Thanks.

Regards,

Matt

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.