Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

When the signaltap enabled,the Fmax will be improved,why?

Altera_Forum
Honored Contributor II
1,050 Views

I feel this is very strange,All my colleagues have experienced this phenomenon,Who can tell me why。 

Thank you!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
350 Views

Timing tools see signaltap logic as any other mass of extra logic. If your fmax gets better it might well get better by even changing the fitter random seed for the same design(without making any change).  

If a device if full and streched it may show wild variation even by changin one statement ot timestamp value.
0 Kudos
Reply