Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Why H2F AXI interface provide only 32 bit width but takes 128 bits?

Altera_Forum
Honored Contributor II
‎02-14-2017 01:02 PM
1,251 Views

Hello! 

 

I am using DE0-Nano-SoC and Atlas GHRD and GSRD 

 

I created my own Avalon-MM component which has 64 bits output and one word span. It just assigns combinationaly 0xFEDCBA9876543210 to avalon_s0_readdata. 

First question is why it takes 0xF bytes of address space in Qsys while requires only 8? 

 

But what is realy annoying is that when I am reading this data in Linux I am getting only 0x76543210 and 3 more 32 bit words filled with zeros. 

Changing HPS-2-FPGA data width in Qsys does not help. Currently it set to 128 bits. 

 

Could anybody guess why I have this word reduction and how to fix it? 

 

I was not regenerated bootloader after update in Qsys. Can it cause such problem?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.