Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19681 Discussions

a/a8/Phase_word_and_bit_align.tcl

Hamathon
Beginner
358 Views

The link for a/a8/Phase_word_and_bit_align.tcl is broken in this page: https://community.intel.com/t5/FPGA-Wiki/Cyclone-V-ALTLVDS-Design-Example/ta-p/735385

 

Can this be updated or can you post the link here?

 

@Angelica_S_Intel 

@mik_Intel 

0 Kudos
1 Solution
3 Replies
Hamathon
Beginner
326 Views

Much appreciated!

ShengN_Intel
Employee
320 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Reply